

Machine Learning for Software System / Hardware Design: Towards AI-Assisted Programming Tasks Hanxian Huang (hah008@ucsd.edu, https://hanxian97.github.io) **Advisor: Prof. Jishen Zhao**



Towards LLM-Powered Verilog RTL Assistant: Self-Verification and Self-Correction

Hanxian Huang¹, Zhenghan Lin², Zixuan Wang¹, Xin Chen³, Ke Ding³, Jishen Zhao¹ University of California San Diego¹, University of California Berkeley², Applied ML Group Intel Corp.³ * Will be presented at HotChips 2024 tutorial

Background and Motivation:

- Complexity of Traditional RTL Design
 - Describe architectures and behaviors at a granular level
- Differences between HDLs and General-Purpose PLs
 - RTL design is more complex considering timing constraints Ο
 - RTL verification is hard considering efficiency and coverage Ο
 - Existing code-LLMs are not tailored for RTL design

Methodology:

- Leverage LLMs code generation ability, iterative interaction ability, and Chain-of-thought ability
- Design prompts by mimicking human designers behavior:
 - Reason and solve the design problem step by step



Fasor: A Fast Tensor Program Optimization Framework for Efficient DNN Deployment

Hanxian Huang¹, Xin Chen², Jishen Zhao¹ University of California San Diego¹, Applied ML Group Intel Corp.²

Background and Motivation:

DNN deployment is becoming a bottleneck in DNN delivery Two inefficiencies in tensor program optimization: Compile & ResNet-50 → Train Performance Optimize Constraints • Cost model training or transferring inefficiency, involving GPU (5h) ĽШ CPU (2h) costly on-device measurement GPU (1d) • Search sampling inefficiency, overlooking the potential of reusing pre-tuned schedules Deployment Stage **Methodology:** Hardware-transferrable cost model (1) task feature: kernel/input/output shapes, serialized schedule configurations (2) hardware feature: hardware specifications. (3) a small calibration dataset with tasks that contribute distinct hardware-specific knowledge Transfer Deep Learning Frameworks 🎓 Learning



- Generate testbench with test cases, and walk through code to deductively reason the code behavior considering timing, given a certain input or a previously failed input test case
- Based on the simulator feedback and code walk-through Ο process, revise code, fix bugs, and meet design specifications over multiple iterations

 Table 1: Pass rate (%) comparison of RTL code generators on VerilogEval [16] and RTLLM [17] benchmarks.

| Model Type | Evaluated Model | VerilogEval-Machine | | | VerilogEval-Human | | | RTLLM [‡] pass@5 | | | |
|------------------------|----------------------------------|---------------------|--------|--------------|-------------------|--------------|--------------|---------------------------|---------|--|--|
| Model Type | Evaluated Woder | pass@1 | pass@5 | pass@10 | pass@1 | pass@5 | pass@10 | Syntax(%) | Func(%) | | |
| Open-Source | CodeGen2-16B [20] | 5.00 | 9.00 | 13.9 59.2 | 0.90 30.3 | 4.10 43.9 | 7.25 49.6 | 72.4 | 6.90 | I akeaways: VeriAssist suggests accurate code sketch, testbench with test cases VeriAssist reduces human intervention and improves productivity The proposed process of | |
| Model | CodeGen-Verilog-16B [28] | 44.0 | 52.6 | | | | | 86.2 | 24.1 | | |
| Closed-Source Model | ChipNeMo-13B $[15]^{\dagger}$ | 43.4 | N/A | N/A | 22.4 | N/A | N/A | N/A | N/A | | |
| | ChipNeMo-70B $[15]^{\dagger}$ | 53.8 | N/A | N/A | 27.6 | N/A | N/A | N/A | N/A | | |
| | verilog-sft-16B $[16]^{\dagger}$ | 46.2 | 67.3 | 73.7 | 28.8 | 45.9 | 52.8 | N/A | N/A | | |
| | Claude-3 [4] | 55.3 | 63.8 | 69.4 | 34.4 | 48.3 | 53.4 | 93.1 | 55.2 | | |
| | GPT-3.5 | 46.7 | 69.1 | 74.1 | 26.7 | 45.8 | 51.7 | 89.7 | 37.9 | | |
| | GPT-4 | 60.0 | 70.6 | 73.5 | 43.5 | 55.8 | 58.9 | 100 | 65.5 | | |
| VeriAssist | Ours + Claude-3 | 63.8 | 70.4 | 78.4 | 41.6 | 55.5 | 62.5 | 96.6 | 65.5 | | |
| | Improvement $(\Delta)^*$ | +8.5 | +6.6 | +9.0 | +7.2 | +7.2 | +9.1 | +3.5 | +10.3 | generating test benches, | |
| | Ours + GPT-3.5 | 55.3 | 76.5 | 80.1 | 34.4 | 51.3 | 58.9 | 93.1 | 48.3 | and self-code walk-throughs | |
| | Improvement $(\Delta)^*$ | +8.6 | +7.4 | +6.0 | +7.7 | +5.5 | +7.2 | +3.4 | +10.4 | significantly improves the | |
| | Ours + GPT-4 | 67.5 | 78.3 | 83.2 | 50.5 | 62.8 | 69.2 | 100 | 75.9 | correctness of RTL code | |
| | Improvement $(\Delta)^*$ | +7.5 | +7.7 | +9.7 | +7.0 | +7.0 | +10.3 | 0.0 | +10.4 | | |
| Ablation | Self-Verification + GPT-4 | 63.8 | 73.2 | 78.4 | 48.3 | 58.9 | 64.7 | 96.6 | 69.0 | | |
| Study | Self-Correction + GPT-4 | 62.5 | 72.2 | 77.2 | 47.1 | 58.9 | 66.0 | 100 | 69.0 | | |



Evaluation:

- Metrics: syntax pass rate, functionality pass rate, PPA
- pass@k: a problem is considered solved if any of the k samples pass the unit tests.
- VeriAssist suggests high-quality RTL code with an average pass@5 score of 72.3% and comparable PPA, along with corresponding test benches.

| | Fasor effectively solves the cost mode | model measurement (81% \downarrow) and search (73% \downarrow) inefficiencies. | | | | |
|--------------------------|--|---|--|--|--|--|
| | Overview | Takeaways: | | | | |
| VeriAssist [On-going] | Q-gym [PACT '22] Fasor [ICS '24] | Fasor provides a high-accurate hardware-transferable cos model that helps with configuration searching Fasor exploits tensor program similarity and introduces roofline model guidance achieve a faster and better | | | | |
| Correctness 🙂 | Optimization 😳 | configuration searching | | | | |
| | | | | | | |

1.5





78.7% | 13.4%

| Accuracy results on type recovery | | | | | | | | | | | Tak | keaways: | |
|---|---------------------------|--------------------|-----------------------------------|------------------------------------|-------------------------|--|--------------------|-----------------------------------|------------------------------------|-------------------------|---------------------------------------|-----------------------------|----------------------------------|
| | Parameter Type Prediction | | | | | Return Type Prediction | | | | | | WasmRev assists WebAssembly | |
| | Type Language | \mathcal{L}_{SW} | \mathcal{L}_{SW} , All Names | \mathcal{L}_{SW} , Simplified | $\mathcal{L}_{Eklavya}$ | $\mathcal{L}_{SW}, t_{low}$ not given | \mathcal{L}_{SW} | \mathcal{L}_{SW} , All Names | \mathcal{L}_{SW} , Simplified | $\mathcal{L}_{Eklavya}$ | $\mathcal{L}_{SW}, t_{low}$ not given | C | comprehension by providing high- |
| | Top-1 Acc | 44.5% | 18.6% | 65.1% | 87.9% | 43.4% | 57.7% | 40.6% | 60.6% | 76.3% | 50.7% | | |
| $SnowWhite^\dagger$ | Top-5 Acc | 75.2% | 27.1% | 86.2% | 100.0% | 74.3% | 80.5% | 47.3% | 87.9% | 100% | 81.2% | • V | vasmRev relieves the burden of |
| | Type Prefix Score | 1.47 | 1.31 | 1.62 | 0.88 | 1.45 | 1.37 | 1.00 | 1.38 | 0.76 | 1.02 | b | ooth WebAssembly users and tool |
| | Top-1 Acc | 63.7% | 40.2% | 80.6% | 93.4% | 62.8% | 74.9% | 52.4% | 79.7% | 89.2% | 73.5% | С | levelopers |
| WasmRev | Top-5 Acc | 88.3% | 50.0% | 95.2% | 100.0% | 87.4% | 93.8% | 63.9% | 95.1% | 100% | 93.2% | • 1 | NasmPovis data-officient and |
|] | Type Prefix Score | 1.78 | 1.55 | 1.89 | 0.93 | 1.76 | 1.60 | 1.30 | 1.58 | 0.89 | 1.31 | • v | |
| [†] The results reported in the SnowWhite paper. | | | | | | | | | | | | | |

Takeaways:

- Ayudante can **assist with** sophisticated PM-programming tasks through efficient PM code generation and code refining
- Ayudante **improves the accessibility of** domain-specific programming
- More insights: Monte Carlo tree-search (search efficiency); knowledge transferable among PLs); validation tools are critical

Selected Publications:

- "Muti-modal Learning for WebAssembly Reverse Engineering", Hanxian
- "Fasor: A Fast Tensor Program Optimization Framework for Efficient DN
- "Q-gym: An Equality Saturation Framework for DNN Inference Exploiting and Compilation Techniques (PACT), 2022
- "Ayudante: A Deep Reinforcement Learning Approach to Assist Persister
- "Towards LLM-Powered Verilog RTL Code Assistant: Self-Correction and
- "Neural WebAssembly Comprehension: A Transferable WebAssembly Le



& PM-Reorder & PMTest

national Symposium on Software Testing and Analysis (ISSTA), 2024

roceedings of the International Conference on Supercomputing (ICS)), 2024

is Cummins, Riyadh Baghdadi, Kim Hazelwood, Yuandong Tian, Jishen Zhao, and Hugh Leather. In the Proceedings of the International Conference on Parallel Architectures

im, Steven Swanson, and Jishen Zhao. In the Proceedings of USENIX Annual Technical Conference (USENIX ATC), 2021

Xin Chen, Ke Ding, Jishen Zhao (Under Review)

Zhao (Under Review)